Off-topic for aiqbench
This story was gathered from a source we follow but falls outside AI and quantum coverage, so there is no aiqbench take for it.
SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation
A PCIe/CXL device under test keeps its native generation, lane width and timing; the FPGA side runs full-rate SerDes. Plug-and-play prototyping and emulation. SANTA CLARA, Calif., Sept. 16, 2026 — SignatureIP, a pioneer and next-generation scalable Silicon Infrastructure Solutions provider, has announced MesoLink, its new Mesochronous Connectivity Bridge IP core that sits between a PCIe/CXL […] The post SignatureIP Unveils MesoLink, a Mesochronous Bridge for PCIe/CXL Validation appeared first on HPCwire.
A PCIe/CXL device under test keeps its native generation, lane width and timing; the FPGA side runs full-rate SerDes. Plug-and-play prototyping and emulation. SANTA CLARA, Calif., Sept. 16, 2026 — SignatureIP, a pioneer and next-generation scalable Silicon Infrastructure Solutions provider, has announced MesoLink, its new Mesochronous Connectivity Bridge IP core that sits between a PCIe/CXL Device Under Test (DUT) and the FPGA SerDes in system-level verification, emulation and prototyping…
Excerpt shown under the publisher's RSS terms · 69 words · full text and figures are on the publisher's site
