From the author
FPGA development guidelines covering Vivado, SystemVerilog, timing closure, AXI interfaces, and hardware optimization.
Install
npx skills add Mindrally/skills --skill fpga -a claude-code
Installs to .claude/skills/fpga/ · Each command fetches the skill straight from GitHub with the open skills CLI.
Download .zip
Byte-identical to the scanned commit, with the repository’s licence and a SOURCE.txt.
Want your agent to suggest skills while you type? See how to use skills from your IDE.
Safety checks on SKILL.md
No warnings.
Why 85
Security100
Provenance69
Maintenance100
Licence100
Adoption41
aiqbench computes the trust score from public signals. It is not a security audit, so read a skill before you install it.
Similar skills
Closest to this one by what they do and when they are used.
- systemverilogMindrally/skillsSystemVerilog development guidelines for FPGA and ASIC design covering modular design, verification, and timing optimization.Design★ 286
- axi-protocola5c-ai/babysitterExpert skill for AMBA AXI protocol implementation and verification in FPGA designsOther★ 1.9K
- luaMindrally/skillsLua development guidelines covering tables, metatables, error handling, game development, and performance optimization.Other★ 286
- blazorMindrally/skillsGuidelines for Blazor development including component lifecycle, state management, and performance optimizationOther★ 286
- figma-integrationMindrally/skillsGuidelines for integrating Figma designs with development workflows using MCP servers and best practicesDesign★ 286
- vitea5c-ai/babysitterVite configuration, plugins, optimization, HMR, and build customization.Other★ 1.9K
Ratings & reviews
—
no reviews
Tried this skill? Rate it to help others. Sign in
Discussion
Join the discussion. Sign in