analiza aiqbench
Taiyo Holdings' development of a three-layer RDL with 700-nm precision represents a critical advancement in interconnect technology required for advanced semiconductor packaging. This breakthrough enables finer-pitch wiring essential for next-generation chips, validating the dual damascene process as a necessity for sub-1.6-micrometer pitches. The collaboration with imec confirms that these materials offer the high resolution and electrical performance needed to sustain Moore's Law scaling.
Taiyo Holdings builds three-layer RDL with 700-nm precision

Taiyo Holdings launches the next generation semiconductor packaging material, FPIM Series, achieving its first three-layer RDL formation with 700-nm CD on 12-inch wafers. The company presented this development, co-authored with imec, at the IEEE ESTC 2026 conference on September 10, 2026.
Taiyo Holdings achieved a 700-nanometer critical dimension in its first three-layer redistribution layer formation on 12-inch wafers, a key step toward finer-pitch wiring for advanced semiconductor packaging, the company says. The company presented these findings on its FPIM Series material at the IEEE ESTC…
Extras afișat conform termenilor RSS ai publicației · 44 cuvinte · textul integral și figurile sunt pe site-ul publicației
Subiecte conexe
Enabling DeepSeek-V4-Flash Training on AMD Instinct MI355X GPUs with Primus
AMD · 3 sept. 2026
DI Series: Serving Kimi-K3 MXFP4 Wide-EP Disaggregated on AMD Instinct MI300X and MI325X
AMD · 8 oct. 2026

How Photonic Chips Differ From Electronic Chips
Quantum Zeitgeist · 19 sept. 2026

Game Design Creativity evals
LessWrong · 12 oct. 2026