aiqbench analysis
The WISER framework reveals a critical trade-off in trapped-ion quantum computing, demonstrating that while the proposed WISE architecture drastically reduces wiring complexity, it significantly impacts logical throughput and cycle times for fault-tolerant operations. The study identifies a narrow set of viable hardware and compiler requirements, suggesting that achieving practical early fault tolerance under this model will demand simultaneous breakthroughs in physical error rates and circuit depth reductions. This analysis provides essential architectural insights for researchers evaluating the scalability of non-QCCD trapped-ion systems beyond conventional designs.
WISER: Systematic Design-Space Exploration of Fault-Tolerant Global Control Trapped-Ions
arXiv:2609.13546v1 Announce Type: new Abstract: Trapped-ion quantum computers are a leading candidate for scalable fault-tolerant quantum computing, but conventional Quantum Charge-Coupled Device (QCCD) architectures face severe wiring and power constraints as systems scale. The recently proposed WISE promise orders-of-magnitude reductions in wiring complexity but fundamentally alter the hardware--software interface, making it unclear whether such restrictive architectures can feasibly execute quantum error correction (QEC) and eventually support fault-tolerant workloads. We present WISER, a cross-layer architectural design-space exploration framework for globally controlled trapped-ion systems, to determine whether WISE can support early FTQC, and what hardware/compiler/QEC choices are needed. WISER combines novel WISE-specific compilation, noise modelling, and simulation and integrated them into a unified framework. WISER provides comparative lower-bound estimates of logical clock speed and logical error rate, rather than absolute hardware prediction, enabling us to identify viable operating regions while ruling out infeasible ones. To our knowledge, it is the first systematic design space exploration study targeted at WISE and scalable architectures beyond QCCD. Using WISER, we identify a narrow feasible design space requiring two-ion traps, moderate control multiplexing, aggressive recooling, and high-rate bivariate-bicycle codes. Even under $\sim 10\times$ improvements in physical errors, the lower-bound cycle time to achieve $ 10\times$ physical error rate reductions along with substantial $> 100\times$ reduction in fault-tolerant circuit-depth.
Abstract:Trapped-ion quantum computers are a leading candidate for scalable fault-tolerant quantum computing, but conventional Quantum Charge-Coupled Device (QCCD) architectures face severe wiring and power constraints as systems scale. The recently proposed WISE promise orders-of-magnitude reductions in wiring complexity but fundamentally alter the hardware--software interface, making it unclear whether such restrictive architectures can feasibly execute quantum error correction (QEC) and eventually support fault-tolerant workloads. We present WISER, a cross-layer architectural design-space exploration framework for globally controlled trapped-ion systems, to determine whether WISE can support early FTQC, and what hardware/compiler/QEC choices are needed. WISER combines novel WISE-specific compilation, noise modelling, and simulation and integrated them into a unified framework. WISER provides comparative lower-bound estimates of logical clock speed and logical error rate, rather than absolute hardware prediction, enabling us to identify viable operating regions while ruling out infeasible ones. To our knowledge, it is the first systematic design space exploration study targeted at WISE and scalable architectures beyond QCCD. Using WISER, we identify a narrow feasible design space requiring two-ion traps, moderate control multiplexing, aggressive recooling, and high-rate bivariate-bicycle codes. Even under $\sim 10\times$ improvements in physical errors, the lower-bound cycle time to achieve $< 10^{-8}$ logical error is $\approx 100\,ms$, which is $3\times$ slower than local control. These results expose a fundamental trade-off between wiring scalability and logical throughput, suggesting that practical early fault-tolerant operation requires complementary $> 10\times$ physical error rate reductions along with substantial $> 100\times$ reduction in fault-tolerant circuit-depth.
Quantum Physics (quant-ph); Hardware Architecture (cs.AR)
arXiv:2609.13546 [quant-ph]
(or arXiv:2609.13546v1 [quant-ph] for this version)
https://doi.org/10.48550/arXiv.2609.13546 Focus to learn more arXiv-issued DOI via DataCite (pending registration)
arXivLabs is a framework that allows collaborators to develop and share new arXiv features directly on our website.
Both individuals and organizations that work with arXivLabs have embraced and accepted our values of openness, community, excellence, and user data privacy. arXiv is committed to these values and only works with partners that adhere to them.
Have an idea for a project that will add value for arXiv's community? Learn more about arXivLabs.
Full text under the publisher's open licence · 338 words
