aiqbench analysis
This study demonstrates that surface codes can achieve subthreshold scaling on IBM Heron's heavy-hex architecture despite a layout mismatch, proving greater flexibility for fault-tolerant quantum system design. The breakthrough relies on dynamic noise suppression techniques within Quantum Elements' "Orbit" function to mitigate idle-time errors during code expansion. This result suggests that scalable quantum computing may not require hardware specifically optimized for square-grid layouts, potentially easing future development constraints.
USC and Quantum Elements scale surface code on IBM Heron chips

Quantum Elements and the University of Southern California (USC) published a Nature Communications paper demonstrating that the surface code can improve error protection on IBM Heron processors, even when the processor layout does not match the code. The authors achieved below-threshold performance with logical qubits on IBM Heron processors’ heavy-hex architecture, despite it not being optimized for surface codes.
Researchers at the University of Southern California and Quantum Elements have demonstrated improved error protection using the surface code on IBM Heron quantum processors, despite a mismatch between the code’s square-grid layout and the processors’ heavy-hex architecture, the company says. Published in Nature Communications, the work shows that logical qubits can achieve below-threshold…
Excerpt shown under the publisher's RSS terms · 53 words · full text and figures are on the publisher's site
Related coverage

News
Quantum Computing Report · Jul 25, 2026
News Archive 2026
Quantum Computing Report · Jul 25, 2026

Top Superconducting Quantum Computing Companies 2026: Complete Vendor Guide
Quantum Zeitgeist · May 27, 2026

USC And Quantum Elements’ Error Correction Technique Demonstrates Surface Code Scaling with Logical Qubits
The Quantum Insider · Sep 15, 2026