aiqbench analysis
The result is a meaningful engineering advance in superconducting or similar qubit hardware: 12 ns CZ gates near the 11.6 ns theoretical limit, with intrinsic error around 2×10⁻⁵ and tolerance to up to sevenfold more fast dephasing. The main practical gain is reduced need for per-qubit calibration, which is a bottleneck as processors scale. Readers should still treat this as a single-team result, and its value will depend on whether the approach holds across larger devices and different hardware platforms.
Researchers Achieve Robust 12ns Controlled-Z Qubit Gates
Twelve-nanosecond controlled-Z gates, nearly at the theoretical limit of 11. 6ns, now exhibit intrinsic errors suppressed to just 2 times 10⁻⁵. This performance is maintained even with up to sevenfold increases in fast dephasing relative to existing measurements, demonstrating a path toward quantum systems requiring less individual control calibration.
Controlled-Z (CZ) gates, key operations for linking qubits, now achieve an exceptionally low intrinsic error rate of 2×10 -5. Maintaining high accuracy alongside speed previously proved challenging as processors scaled up; exhaustive calibration became impractical. A new framework enables 12-ns CZ gates, nearly at the theoretical limit, while suppressing errors and demonstrating resilience against increased noise levels. Reliable quantum computation demands both accurate operations and stability as systems…
Excerpt shown under the publisher's RSS terms · 68 words · full text and figures are on the publisher's site