Skip to content
aiqbench takeQuantum Comms

aiqbench analysis

HQC is a code-based post-quantum key encapsulation mechanism, and this work shows that AVX-512 and GFNI optimizations can cut its computation time on x86 chips. The benchmarks also show that on a constrained 1 Mbit/s link, HQC-5 handshakes (243 ms) are far slower than ML-KEM-1024 (87 ms), so key and ciphertext size, not raw speed, is the bottleneck. For readers tracking PQC deployment, the practical takeaway is that the NIST-standardized ML-KEM remains the more bandwidth-efficient option for IoT, while HQC's gains matter mainly as a hedge if its algorithm choice is needed.
Source coveringQuantum Zeitgeist

Intel chips speed up post-quantum encryption for IoT devices

Quantum Zeitgeist5 min read

Optimizations to HQC post-quantum encryption, leveraging AVX-512 on Intel Core i5-1135G7 processors, reduce key generation by up to 29.5%.

Jihoon Jang and colleagues have achieved a 2.92 millisecond TLS handshake latency using an optimized HQC implementation, a reduction from 3.22 milliseconds reported by prior methods. The researchers focused on accelerating the HQC code-based key encapsulation mechanism for resource-constrained IoT gateways, integrating it into TLS 1.3 and using Intel’s AVX-512 and Galois Field New Instructions. Their work demonstrates a 29.5% reduction in HQC key generation time relative to previous AVX-512 implementations, while also highlighting that HQC’s public-key and ciphertext sizes, not speed, currently limit performance on constrained networks. Accelerating HQC…

Excerpt shown under the publisher's RSS terms · 90 words · full text and figures are on the publisher's site

Related coverage