aiqbench analysis
This paper presents a hierarchical logical processor architecture that significantly reduces qubit overhead by optimizing long-range connectivity in fault-tolerant quantum computing. By utilizing "shuttle buses" to couple multiple surface code patches, the design achieves 3-4x better qubit efficiency and drastically shorter error-correction cycles compared to standard rotated surface codes. These results address a critical bottleneck for scalable quantum hardware, offering a promising pathway toward practical fault-tolerant systems.
Hierarchical Quantum Logical Processor with Amortized Long-Range Connectivity
arXiv:2606.22594v2 Announce Type: replace Abstract: High qubit overhead is a key bottleneck for fault-tolerant quantum computation. Quantum low-density parity-check (qLDPC) codes offer high encoding efficiency but typically require non-local connectivity in every syndrome extraction cycle, incurring additional physical errors and implementation complexity. We introduce a hierarchical logical processor (HLP) architecture that implements a high-rate quantum CSS code with distance-$d_{0}$ rotated surface codes (RSC), allowing long-range connectivity to be used only once every $\Theta(d_{0})$ rounds of surface-code syndrome extraction. HLPs introduce elongated RSC patches called shuttle buses. Using transversal hybrid-unit CNOT gates, a single shuttle bus can simultaneously couple to multiple standard RSC patches. This capability enables efficient level-1 syndrome extraction with suppressed level-1 error correlations and supports highly parallel logical Pauli measurements. We perform circuit-level simulations of several concrete HLP constructions and benchmark both logical memory and logical Pauli measurement performance. At a physical error rate of $10^{-3}$, a hierarchical logical processor can achieve 3-4 times higher qubit efficiency than the rotated surface code and 20-30 times shorter logical error-correction cycle times than the yoked surface code.
Abstract:High qubit overhead is a key bottleneck for fault-tolerant quantum computation. Quantum low-density parity-check (qLDPC) codes offer high encoding efficiency but typically require non-local connectivity in every syndrome extraction cycle, incurring additional physical errors and implementation complexity. We introduce a hierarchical logical processor (HLP) architecture that implements a high-rate quantum CSS code with distance-$d_{0}$ rotated surface codes (RSC), allowing long-range connectivity to be used only once every $\Theta(d_{0})$ rounds of surface-code syndrome extraction. HLPs introduce elongated RSC patches called shuttle buses. Using transversal hybrid-unit CNOT gates, a single shuttle bus can simultaneously couple to multiple standard RSC patches. This capability enables efficient level-1 syndrome extraction with suppressed level-1 error correlations and supports highly parallel logical Pauli measurements. We perform circuit-level simulations of several concrete HLP constructions and benchmark both logical memory and logical Pauli measurement performance. At a physical error rate of $10^{-3}$, a hierarchical logical processor can achieve 3-4 times higher qubit efficiency than the rotated surface code and 20-30 times shorter logical error-correction cycle times than the yoked surface code.
36 pages (7 main + 29 supplemental), 20 figures. Improved presentation
arXiv:2606.22594 [quant-ph]
(or arXiv:2606.22594v2 [quant-ph] for this version)
https://doi.org/10.48550/arXiv.2606.22594 Focus to learn more arXiv-issued DOI via DataCite
arXivLabs is a framework that allows collaborators to develop and share new arXiv features directly on our website.
Both individuals and organizations that work with arXivLabs have embraced and accepted our values of openness, community, excellence, and user data privacy. arXiv is committed to these values and only works with partners that adhere to them.
Have an idea for a project that will add value for arXiv's community? Learn more about arXivLabs.
Full text under the publisher's open licence · 272 words
Related coverage

Pan and Colleagues Propose Hierarchical Logical Processor for Fault-Tolerant Quantum Computation
Quantum Zeitgeist · Jul 14, 2026

News
Quantum Computing Report · Jul 25, 2026

How Photonic Chips Differ From Electronic Chips
Quantum Zeitgeist · Sep 19, 2026
News Archive 2026
Quantum Computing Report · Jul 25, 2026