aiqbench takeChips & Infra
aiqbench analysis
This development marks a significant step toward "security by design" at the hardware level, leveraging RISC-V architecture to embed critical functions like root of trust and secure boot directly into custom SoCs. By validating silicon prototypes first, this licensable IP reduces technical risk and accelerates the creation of regulatory-compliant chips for security-critical applications.
2
Sources coveringGDELT, Quantum Zeitgeist
What this isA model's reading of the article and related coverage, written for aiqbench. Not the publisher's words.
Fraunhofer RISC - V Secure Element Accelerates Secure Chip Development After Successful Silicon Validation
GDELT2 min read
Erlangen/Munich, Germany -- September 28, 2026 -- The Fraunhofer RISC-V Secure Element is now available as a licensable security platform for custom systems-on-chip (SoCs), application-specific integrated circuits (ASICs), and chiplets. The silicon prototype has successfully completed functional validation. Based on this verified hardware foundation, companies…
Excerpt shown under the publisher's RSS terms · 45 words · full text and figures are on the publisher's site
