aiqbench analysis
This paper presents a hardware-based emulation framework that partitions single quantum processors into logical Quantum Data Centers to test distributed architectures without relying on intractable classical simulations. By modeling interconnect noise through ancilla qubits and physical collisional dynamics, the approach offers a scalable method for validating modular quantum computing designs across different platforms like IBM's superconducting systems and ion traps. This work is critical for advancing practical Quantum Data Center infrastructure by enabling realistic fidelity testing of large-scale distributed algorithms before full hardware deployment.
A Framework for Quantum Data Center Emulation Using Digital Quantum Computers
arXiv:2509.04029v3 Announce Type: replace Abstract: As quantum computers scale, single-chip architectures face inherent limitations in qubit count. This drives the need for modular quantum computing and Quantum Data Centers (QDCs), where multiple quantum processor units (QPUs) are interconnected to enable the distributed execution of a quantum algorithm. However, evaluating distributed quantum computing (DQC) architectures is challenging. Classical simulation is limited by the exponential growth of the state vector, limiting its ability to model large systems and realistically capture hardware noise and timing. Meanwhile, implementing QDC introduces interconnect noise challenges such as transduction inefficiency and optical fiber loss. In this work, we introduce a hardware-based emulation framework by partitioning a single quantum processor's qubit coupling map into multiple logical QPUs. We show how noise arising from transduction and optical fiber can be modeled by adding an ancilla qubit representing the environment, based on quantum collisional dynamics. This model is then translated into a gate-based circuit, in which the couplings between each portion act as controllable noisy quantum communication channels. We demonstrate the framework on IBM quantum hardware by executing remote gates under controllable communication noise. To highlight the flexibility of the platform, we further replicate the implementation results of distributed Grover's search algorithm on an ion-trap system. Finally, we test a larger circuit, i.e., a five-qubit Quantum Fourier Transform (QFT), achieving reasonable fidelity across logical QPUs. Overall, the framework provides a scalable hardware-level emulation platform that captures noise sources through physical qubits, and is compatible with any platform supporting the Qiskit SDK.
Abstract:As quantum computers scale, single-chip architectures face inherent limitations in qubit count. This drives the need for modular quantum computing and Quantum Data Centers (QDCs), where multiple quantum processor units (QPUs) are interconnected to enable the distributed execution of a quantum algorithm. However, evaluating distributed quantum computing (DQC) architectures is challenging. Classical simulation is limited by the exponential growth of the state vector, limiting its ability to model large systems and realistically capture hardware noise and timing. Meanwhile, implementing QDC introduces interconnect noise challenges such as transduction inefficiency and optical fiber loss. In this work, we introduce a hardware-based emulation framework by partitioning a single quantum processor's qubit coupling map into multiple logical QPUs. We show how noise arising from transduction and optical fiber can be modeled by adding an ancilla qubit representing the environment, based on quantum collisional dynamics. This model is then translated into a gate-based circuit, in which the couplings between each portion act as controllable noisy quantum communication channels. We demonstrate the framework on IBM quantum hardware by executing remote gates under controllable communication noise. To highlight the flexibility of the platform, we further replicate the implementation results of distributed Grover's search algorithm on an ion-trap system. Finally, we test a larger circuit, i.e., a five-qubit Quantum Fourier Transform (QFT), achieving reasonable fidelity across logical QPUs. Overall, the framework provides a scalable hardware-level emulation platform that captures noise sources through physical qubits, and is compatible with any platform supporting the Qiskit SDK.
arXiv:2509.04029 [quant-ph]
(or arXiv:2509.04029v3 [quant-ph] for this version)
https://doi.org/10.1364/JOCN.600757 DOI(s) linking to related resources
Full text under the publisher's open licence · 260 words
