Sari la conținut

Română · beta. Traducerea a fost făcută automat și este încă în curs de revizuire. Citește pagina în engleză

perspectiva aiqbenchCipuri & infrastructură

analiza aiqbench

This article focuses on Arteris expanding its portfolio to support multi-die chiplet architectures specifically for AI and high-performance computing workloads. By enabling transparent data movement across physical die boundaries, the technology addresses critical scaling challenges as monolithic SoCs reach their size limits. The development is significant because it preserves architectural intelligence and efficiency in next-generation AI systems that rely on distributed silicon rather than single chips.
Sursă care acoperăHPCwire
Ce este aceastaLectura unui model asupra articolului și a acoperirii conexe, scrisă pentru aiqbench. Nu sunt cuvintele publicației.

Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture

HPCwire7 min de cititArticolul și perspectiva sunt în engleză.

CAMPBELL, Calif., Sept. 16, 2026 — Arteris, Inc., a leading provider of semiconductor technology for accelerating innovation in the AI era, has announced an expansion of its multi-die portfolio that helps semiconductor companies transition from monolithic system-on-chip (SoC) designs to chiplet-based architectures for AI, HPC and consumer electronics applications, without having to reinvent how data […] The post Arteris Accelerates Industry Transition to Multi-Die Chiplet-Based Architecture appeared first on HPCwire.

CAMPBELL, Calif., Sept. 16, 2026 — Arteris, Inc., a leading provider of semiconductor technology for accelerating innovation in the AI era, has announced an expansion of its multi-die portfolio that helps semiconductor companies transition from monolithic system-on-chip (SoC) designs to chiplet-based architectures for AI, HPC and consumer electronics applications, without having to reinvent how data moves through the system. Semiconductor companies are increasingly adopting multi-die architectures to address the demands of AI computing. They are now building systems that extend beyond the practical size limits of a single die, optimizing individual chiplets for different process technologies and dividing a system across multiple dies. This introduces a new challenge: communication that previously occurred within one SoC must now cross physical chip boundaries, while maintaining performance,…

Extras afișat conform termenilor RSS ai publicației · 124 cuvinte · textul integral și figurile sunt pe site-ul publicației

Subiecte conexe